NXP Semiconductors /MIMXRT1021 /IOMUXC /SW_MUX_CTL_PAD_GPIO_SD_B1_05

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_SD_B1_05

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

SION=DISABLED, MUX_MODE=ALT0

Description

SW_MUX_CTL_PAD_GPIO_SD_B1_05 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: USDHC2_DATA1 of instance: usdhc2

1 (ALT1): Select mux mode: ALT1 mux port: FLEXSPI_A_DQS of instance: flexspi_bus2bit

2 (ALT2): Select mux mode: ALT2 mux port: ENET_RDATA01 of instance: enet

3 (ALT3): Select mux mode: ALT3 mux port: SAI3_MCLK of instance: sai3

4 (ALT4): Select mux mode: ALT4 mux port: FLEXSPI_B_SS0_B of instance: flexspi_bus2bit

5 (ALT5): Select mux mode: ALT5 mux port: GPIO3_IO25 of instance: gpio3

6 (ALT6): Select mux mode: ALT6 mux port: CCM_PMIC_RDY of instance: ccm

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_SD_B1_05

Links

() ()